The SCEAS System
Navigation Menu

Conferences in DBLP

International Conference on Evolvable Systems (ICES) (ices)
2008 (conf/ices/2008)


  1. Unconstrained Evolution of Analogue Computational "QR" Circuit with Oscillating Length Representation. [Citation Graph (, )][DBLP]


  2. ISCLEs: Importance Sampled Circuit Learning Ensembles for Trustworthy Analog Circuit Topology Synthesis. [Citation Graph (, )][DBLP]


  3. A Comparison of Evolvable Hardware Architectures for Classification Tasks. [Citation Graph (, )][DBLP]


  4. Hardware Acceleration of an Immune Network Inspired Evolutionary Algorithm for Medical Diagnosis. [Citation Graph (, )][DBLP]


  5. A Stepwise Dimension Reduction Approach to Evolutionary Design of Relative Large Combinational Logic Circuits. [Citation Graph (, )][DBLP]


  6. Evolutionary Graph Models with Dynamic Topologies on the Ubichip. [Citation Graph (, )][DBLP]


  7. A Hardware-Software Design Framework for Distributed Cellular Computing. [Citation Graph (, )][DBLP]


  8. Hardware/Software Co-synthesis of Distributed Embedded Systems Using Genetic Programming. [Citation Graph (, )][DBLP]


  9. Self-Adaptive Networked Entities for Building Pervasive Computing Architectures. [Citation Graph (, )][DBLP]


  10. Cellular Automata-Based Development of Combinational and Polymorphic Circuits: A Comparative Study. [Citation Graph (, )][DBLP]


  11. Investigating the Suitability of FPAAs for Evolved Hardware Spiking Neural Networks. [Citation Graph (, )][DBLP]


  12. The Segmental-Transmission-Line: Its Design and Prototype Evaluation. [Citation Graph (, )][DBLP]


  13. On Evolutionary Synthesis of Linear Transforms in FPGA. [Citation Graph (, )][DBLP]


  14. Towards Efficient Evolutionary Design of Autonomous Robots. [Citation Graph (, )][DBLP]


  15. Indirect Online Evolution - A Conceptual Framework for Adaptation in Industrial Robotic Systems. [Citation Graph (, )][DBLP]


  16. A Developmental Gene Regulation Network for Constructing Electronic Circuits. [Citation Graph (, )][DBLP]


  17. Discovery and Investigation of Inherent Scalability in Developmental Genomes. [Citation Graph (, )][DBLP]


  18. Learning General Solutions through Multiple Evaluations during Development. [Citation Graph (, )][DBLP]


  19. Evolving MEMS Resonator Designs for Fabrication. [Citation Graph (, )][DBLP]


  20. Self-Reconfigurable Mixed-Signal Integrated Circuits Architecture Comprising a Field Programmable Analog Array and a General Purpose Genetic Algorithm IP Core. [Citation Graph (, )][DBLP]


  21. Proposal for LDPC Code Design System Using Multi-Objective Optimization and FPGA-Based Emulation. [Citation Graph (, )][DBLP]


  22. Scalability of a Novel Shifting Balance Theory-Based Optimization Algorithm: A Comparative Study on a Cluster-Based Wireless Sensor Network. [Citation Graph (, )][DBLP]


  23. Evolutionary Design of Fault Tolerant Collective Communications. [Citation Graph (, )][DBLP]


  24. A Cellular Structure for Online Routing of Digital Spiking Neuron Axons and Dendrites on FPGAs. [Citation Graph (, )][DBLP]


  25. Bio-inspired Event Coded Configurable Analog Circuit Block. [Citation Graph (, )][DBLP]


  26. Dynamics of Firing Patterns in Evolvable Hierarchically Organized Neural Networks. [Citation Graph (, )][DBLP]


  27. Evolving Variability-Tolerant CMOS Designs. [Citation Graph (, )][DBLP]


  28. Transistor-Level Evolution of Digital Circuits Using a Special Circuit Simulator. [Citation Graph (, )][DBLP]


  29. Optimised State Assignment for FSMs Using Quantum Inspired Evolutionary Algorithm. [Citation Graph (, )][DBLP]


  30. Evolvable Hardware: A Tool for Reverse Engineering of Biological Systems. [Citation Graph (, )][DBLP]


  31. Coevolution of Neuro-developmental Programs That Play Checkers. [Citation Graph (, )][DBLP]


  32. Hippocampus-Inspired Spiking Neural Network on FPGA. [Citation Graph (, )][DBLP]


  33. Fault-Tolerant Memory Design and Partitioning Issues in Embryonics. [Citation Graph (, )][DBLP]


  34. The Input Pattern Order Problem: Evolution of Combinatorial and Sequential Circuits in Hardware. [Citation Graph (, )][DBLP]


  35. Neural Development on the Ubichip by Means of Dynamic Routing Mechanisms. [Citation Graph (, )][DBLP]


  36. The Perplexus Programming Framework: Combining Bio-inspiration and Agent-Oriented Programming for the Simulation of Large Scale Complex Systems. [Citation Graph (, )][DBLP]


  37. Quantum Bio-inspired Vision Model on System-on-a-Chip (SoC). [Citation Graph (, )][DBLP]


  38. Evolutionary Meta Compilation: Evolving Programs Using Real World Engineering Tools. [Citation Graph (, )][DBLP]


  39. Waveguide Synthesis by Genetic Algorithms with Multiple Crossover. [Citation Graph (, )][DBLP]


  40. Parallel Grammatical Evolution for Circuit Optimization. [Citation Graph (, )][DBLP]


  41. Self-organization of Bio-inspired Integrated Circuits. [Citation Graph (, )][DBLP]


  42. Artificial Creativity in Linguistics Using Evolvable Fuzzy Neural Networks. [Citation Graph (, )][DBLP]

NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002