The SCEAS System
Navigation Menu

Conferences in DBLP

(ancs)
2006 (conf/ancs/2006)

  1. Jonathan S. Turner
    A proposed architecture for the GENI backbone platform. [Citation Graph (0, 0)][DBLP]
    ANCS, 2006, pp:1-10 [Conf]
  2. Gaspar Mora, Jose Flich, José Duato, Pedro López, Elvira Baydal, Olav Lysne
    Towards an efficient switch architecture for high-radix switches. [Citation Graph (0, 0)][DBLP]
    ANCS, 2006, pp:11-20 [Conf]
  3. S. Q. Zheng, Ashwin Gumaste, Enyue Lu
    A practical fast parallel routing architecture for Clos networks. [Citation Graph (0, 0)][DBLP]
    ANCS, 2006, pp:21-30 [Conf]
  4. Christoforos Kachris, Stamatis Vassiliadis
    Design of a web switch in a reconfigurable platform. [Citation Graph (0, 0)][DBLP]
    ANCS, 2006, pp:31-40 [Conf]
  5. Haoyu Song, Jonathan S. Turner, Sarang Dharmapurikar
    Packet classification using coarse-grained tuple spaces. [Citation Graph (0, 0)][DBLP]
    ANCS, 2006, pp:41-50 [Conf]
  6. Sailesh Kumar, Michela Becchi, Patrick Crowley, Jonathan S. Turner
    CAMP: fast and efficient IP lookup architecture. [Citation Graph (0, 0)][DBLP]
    ANCS, 2006, pp:51-60 [Conf]
  7. Sarang Dharmapurikar, Haoyu Song, Jonathan S. Turner, John W. Lockwood
    Fast packet classification using bloom filters. [Citation Graph (0, 0)][DBLP]
    ANCS, 2006, pp:61-70 [Conf]
  8. Piti Piyachon, Yan Luo
    Efficient memory utilization on network processors for deep packet inspection. [Citation Graph (0, 0)][DBLP]
    ANCS, 2006, pp:71-80 [Conf]
  9. Sailesh Kumar, Jonathan S. Turner, John Williams
    Advanced algorithms for fast and scalable deep packet inspection. [Citation Graph (0, 0)][DBLP]
    ANCS, 2006, pp:81-92 [Conf]
  10. Fang Yu, Zhifeng Chen, Yanlei Diao, T. V. Lakshman, Randy H. Katz
    Fast and memory-efficient regular expression matching for deep packet inspection. [Citation Graph (0, 0)][DBLP]
    ANCS, 2006, pp:93-102 [Conf]
  11. Liam Noonan, Colin Flanagan
    An effective network processor design framework: using multi-objective evolutionary algorithms and object oriented techniques to optimise the intel IXP1200 network processor. [Citation Graph (0, 0)][DBLP]
    ANCS, 2006, pp:103-112 [Conf]
  12. Xin Huang, Tilman Wolf
    A methodology for evaluating runtime support in network processors. [Citation Graph (0, 0)][DBLP]
    ANCS, 2006, pp:113-122 [Conf]
  13. Yu-Kuen Lai, Gregory T. Byrd
    High-throughput sketch update on a low-power stream processor. [Citation Graph (0, 0)][DBLP]
    ANCS, 2006, pp:123-132 [Conf]
  14. Aaron R. Kunze, Stephen D. Goglin, Erik J. Johnson
    Symerton--using virtualization to accelerate packet processing. [Citation Graph (0, 0)][DBLP]
    ANCS, 2006, pp:133-142 [Conf]
  15. Weiguang Shi, Lukas Kencl
    Sequence-preserving adaptive load balancers. [Citation Graph (0, 0)][DBLP]
    ANCS, 2006, pp:143-152 [Conf]
  16. Deng Pan, Yuanyuan Yang
    Localized asynchronous packet scheduling for buffered crossbar switches. [Citation Graph (0, 0)][DBLP]
    ANCS, 2006, pp:153-162 [Conf]
  17. Fu-Hau Hsu, Fanglu Guo, Tzi-cker Chiueh
    Scalable network-based buffer overflow attack detection. [Citation Graph (0, 0)][DBLP]
    ANCS, 2006, pp:163-172 [Conf]
  18. Songqing Chen, Xinyuan Wang, Lei Liu, Xinwen Zhang
    WormTerminator: an effective containment of unknown and polymorphic fast spreading worms. [Citation Graph (0, 0)][DBLP]
    ANCS, 2006, pp:173-182 [Conf]
  19. Ioannis Sourdis, Vassilis Dimopoulos, Dionisios N. Pnevmatikatos, Stamatis Vassiliadis
    Packet pre-filtering for network intrusion detection. [Citation Graph (0, 0)][DBLP]
    ANCS, 2006, pp:183-192 [Conf]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002