The SCEAS System
Navigation Menu

Conferences in DBLP

International Conference on Application of Concurrency to System Design (acsd)
1998 (conf/acsd/1998)

  1. Jordi Cortadella
    Combining Structural and Symbolic Methods for the Verification of Concurrent Systems. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:2-7 [Conf]
  2. Jainendra Kumar, Carl Pixley
    Logic and Functional Verification in a Commercial Semiconductor Environment. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:8-15 [Conf]
  3. Naoshi Uchihira
    How to Make Concurrent Programs Highly Reliable- More than State Space Analysis. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:16-23 [Conf]
  4. Luciano Lavagno
    System-Level Design Models and Implementation Techniques. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:24-0 [Conf]
  5. Bilung Lee, Edward A. Lee
    Hierarchical Concurrent Finite State Machines in Ptolemy. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:34-40 [Conf]
  6. Radu Grosu, Gheorghe Stefanescu, Manfred Broy
    Visual Formalisms Revisited. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:41-51 [Conf]
  7. Jean-René Beauvais, Roland Houdebine, Paul Le Guernic, Éric Rutten, Thierry Gautier
    A Translation of Statecharts into Signal Approach of Time, Interoperability. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:52-0 [Conf]
  8. Tomohiro Yoneda, Yutaka Ohtsuka, Märt Saarepera
    Verification of Parameterized Asynchronous Circuits: A Case Study. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:64-74 [Conf]
  9. Antti Valmari, Ilkka Kokkarinen
    Unbounded Verification Results by Finite-State Compositional Techniques: 10any States and Beyond. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:75-0 [Conf]
  10. Dang Van Hung
    Modeling and Verification of Biphase Mark Protocolsin Duration Calculus Using PVS. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:88-98 [Conf]
  11. Kazuhiro Nakamura, Satoshi Yamane
    Formal Verification of Real-Time Software by Symbolic Model-Checker. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:99-108 [Conf]
  12. Antonio Cerone, David A. Kearney, George J. Milne
    Integrating the Verification of Timing, Performance and Correctness Properties of Concurrent Systems. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:109-119 [Conf]
  13. Michael V. Goncharov, Alexander B. Smirnov, Nikolai Starodoubtsev, Ilya V. Klotchkov
    Timing Extensions of STG Model and a Method to Simulate Timed STG Behavior in VHDL Environment. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:120-0 [Conf]
  14. Krzysztof Bilinski, Erik L. Dagless
    Efficient Approach to Symbolic State Exploration of Complex Parallel Controllers. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:132-142 [Conf]
  15. Toshiyuki Miyamoto, Sadatoshi Kumagai
    Calculating Place Capacity for Petri Nets Using Unfoldings. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:143-151 [Conf]
  16. Alex Kondratyev, Jordi Cortadella, Michael Kishinevsky, Luciano Lavagno, Alexander Taubin, Alexandre Yakovlev
    Identifying State Coding Conflicts in Asynchronous System Specifications Using Petri Net Unfoldings. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:152-0 [Conf]
  17. Giovanna Di Marzo Serugendo, Nicolas Guelfi
    Using Object-Oriented Algebraic Nets for the Reverse Engineering of Java Programs: A Case Study. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:166-176 [Conf]
  18. Jörg Desel, Ekkart Kindler
    Proving Correctness of Distributed Algorithms Using High-Level Petri Nets - A Case Study. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:177-186 [Conf]
  19. Hagen Völzer
    Verifying Fault Tolerance of Distributed Algorithms Formally - An Example. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:187-0 [Conf]
  20. Miroslav N. Velev, Randal E. Bryant
    Verification of Pipelined Microprocessors by Correspondence Checking in Symbolic Ternary Simulation. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:200-212 [Conf]
  21. Radu Negulescu
    Event-Driven Verification of Switch-Level Correctness Concerns. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:213-0 [Conf]
  22. Howard Bowman, Joost-Pieter Katoen
    A True Concurrency Semantics for ET-LOTOS. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:228-238 [Conf]
  23. Raymond R. Devillers, Maciej Koutny
    Recursive Nets in the Box Algebra. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:239-249 [Conf]
  24. Swarup Mohalik, Ramaswamy Ramanujam
    A Presentation of Regular Languages in the Assumption - Commitment Framework. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:250-0 [Conf]
  25. Wil M. P. van der Aalst
    Modeling and Analyzing Interorganizational Workflows. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:262-272 [Conf]
  26. Claudio Demartini, Riccardo Sisto
    A Java-based Formal Development Environment for Factory Communication Systems. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:273-281 [Conf]
  27. Franz Huber, Sascha Molterer, Bernhard Schätz, Oscar Slotosch, Alexander Vilbig
    Traffic Lights - An AutoFocus Case Study. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:282-0 [Conf]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002