The SCEAS System
Navigation Menu

Conferences in DBLP

World Congress on Formal Methods (FM) (fm)
2002 (conf/fm/2002)

  1. Natarajan Shankar
    Little Engines of Proof. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:1-20 [Conf]
  2. Bruno Legeard, Fabien Peureux, Mark Utting
    Automated Boundary Testing from Z and B. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:21-40 [Conf]
  3. Gil Ratsaby, Baruch Sterin, Shmuel Ur
    Improvements in Coverability Analysis. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:41-56 [Conf]
  4. Juan C. Burguillo-Rial, Manuel J. Fernández Iglesias, Francisco J. González-Castaño, Martín Llamas Nistal
    Heuristic-Driven Test Case Selection from Formal Specifications. A Case Study. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:57-76 [Conf]
  5. Igor B. Bourdonov, Alexander Kossatchev, Victor V. Kuliamin, Alexandre Petrenko
    UniTesK Test Suite Architecture. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:77-88 [Conf]
  6. David von Oheimb, Tobias Nipkow
    Hoare Logic for NanoJava: Auxiliary Variables, Side Effects, and Virtual Methods Revisited. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:89-105 [Conf]
  7. Juan Bicarregui
    Do Not Read This. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:106-125 [Conf]
  8. Niels Jørgensen
    Safeness of Make-Based Incremental Recompilation. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:126-145 [Conf]
  9. Sharon Barner, Shoham Ben-David, Anna Gringauze, Baruch Sterin, Yaron Wolfsthal
    An Algorithmic Approach to Design Exploration. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:146-162 [Conf]
  10. Alexandre Mota, Paulo Borba, Augusto Sampaio
    Mechanical Abstraction of CSPZ Processes. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:163-183 [Conf]
  11. Thomas Arts, Clara Benac Earle, John Derrick
    Verifying Erlang Code: A Resource Locker Case-Study. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:184-203 [Conf]
  12. Michael Huber, Steve King
    Towards an Integrated Model Checker for Railway Signalling Data. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:204-223 [Conf]
  13. Anthony Hall
    Correctness by Construction: Integrating Formality into a Commercial Development Process. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:224-233 [Conf]
  14. Darko Marinov, Sarfraz Khurshid
    VAlloy - Virtual Functions Meet a Relational Language. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:234-251 [Conf]
  15. Vlad Rusu
    Verification Using Test Generation Techniques. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:252-271 [Conf]
  16. Néstor Cataño, Marieke Huisman
    Formal Specification and Static Checking of Gemplus' Electronic Purse Using ESC/Java. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:272-289 [Conf]
  17. Ludovic Casset
    Development of an Embedded Verifier for Java Card Byte Code Using Formal Methods. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:290-309 [Conf]
  18. Michael Backes, Christian Jacobi 0002, Birgit Pfitzmann
    Deriving Cryptographically Sound Implementations Using Composition and Formally Verified Bisimulation. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:310-329 [Conf]
  19. Claus Pahl
    Interference Analysis for Dependable Systems Using Refinement and Abstraction. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:330-349 [Conf]
  20. Neil Henderson, Stephen Paynter
    The Formal Classification and Verification of Simpson's 4-Slot Asynchronous Communication Mechanism. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:350-369 [Conf]
  21. Colin J. Fidge
    Timing Analysis of Assembler Code Control-Flow Paths. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:370-389 [Conf]
  22. María Victoria Cengarle, Alexander Knapp
    Towards OCL/RT. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:390-409 [Conf]
  23. Hubert Garavel, Holger Hermanns
    On Combining Functional Verification and Performance Evaluation Using CADP. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:410-429 [Conf]
  24. David A. Basin
    The Next 700 Synthesis Calculi. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:430- [Conf]
  25. Michael W. Whalen, Johann Schumann, Bernd Fischer
    Synthesizing Certified Code. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:431-450 [Conf]
  26. Augusto Sampaio, Jim Woodcock, Ana Cavalcanti
    Refinement in Circus. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:451-470 [Conf]
  27. Ana Cavalcanti, David A. Naumann
    Forward Simulation for Data Refinement of Classes. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:471-490 [Conf]
  28. Luke Wildman
    A Formal Basis for a Program Compilation Proof Tool. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:491-510 [Conf]
  29. Thomas Firley, Ursula Goltz
    Property Dependent Abstraction of Control Structure for Software Verification. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:511-530 [Conf]
  30. Natalia Ioustinova, Natalia Sidorova, Martin Steffen
    Closing Open SDL-Systems for Model Checking with DTSpin. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:531-548 [Conf]
  31. Lars Michael Kristensen, Thomas Mailund
    A Generalised Sweep-Line Method for Safety Properties. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:549-567 [Conf]
  32. Helen Treharne
    Supplementing a UML Development Process with B. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:568-586 [Conf]
  33. Jin Song Dong, Jing Sun, Hai Wang
    Semantic Web for Extending and Linking Formalisms. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:587-606 [Conf]
  34. Takaaki Umedu, Yoshiki Terashima, Keiichi Yasumoto, Akio Nakata, Teruo Higashino, Kenichi Taniguchi
    A Language for Describing Wireless Mobile Applications with Dynamic Establishment of Multi-way Synchronization Channels. [Citation Graph (0, 0)][DBLP]
    FME, 2002, pp:607-624 [Conf]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002