The SCEAS System
Navigation Menu

Conferences in DBLP

Parallel Architectures and Compilation Techniques (IFIP PACT) (ifipPACT)
1994 (conf/ifipPACT/1994)

  1. Mitsuhisa Sato, Yuetsu Kodama, Shuichi Sakai, Yoshinori Yamaguchi
    EM-C: Programming with Explicit Parallelism and Locality for EM-4 Multiprocessor. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:3-14 [Conf]
  2. Jesper Vasell
    A Fine-Grain Threaded Abstract Machine. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:15-24 [Conf]
  3. David H. Albonesi, Israel Koren
    Tradeoffs in the Design of Single Chip Multiprocessors. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:25-34 [Conf]
  4. Lucas Roh, Walid A. Najjar, Bhanu Shankar, A. P. Wim Böhm
    An Evaluation of Optimized Threaded Code Generation. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:37-46 [Conf]
  5. Sumit Sur, A. P. Wim Böhm
    Functional I-structure, and M-structure Implementations of NAS Benchmark FT. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:47-56 [Conf]
  6. Masahiro Yasugi, Satoshi Matsuoka, Akinori Yonezawa
    The Plan-Du Style Compilation Technique for Eager Data Transfer in Thread-Based Execution. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:57-66 [Conf]
  7. Trung N. Nguyen, Farnaz Mounes-Toussi, David J. Lilja, Zhiyuan Li
    A Compiler-Assisted Scheme for Adaptive Cache Coherence Enforcement. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:69-78 [Conf]
  8. David Glasco, Bruce Delagi, Michael J. Flynn
    The Impact of Cache Coherence Protocols on Systems using Fine-Grain Data Synchronization. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:79-88 [Conf]
  9. Abhaya Asthana, Mark Cravatts, Paul Krzyzanowski
    Towards a Programming Environment for a Computer with Intelligent Memory. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:89-98 [Conf]
  10. Inkyu Kim, Michael Wolfe
    Communication Analysis for Multicomputer Compilers. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:101-110 [Conf]
  11. Robert E. Bixby, Ken Kennedy, Ulrich Kremer
    Automatic Data Layout Using 0-1 Integer Programming. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:111-122 [Conf]
  12. Ernesto Su, Daniel J. Palermo, Prithviraj Banerjee
    Processor Tagged Descriptors: A Data Structure for Compiling for Distributed-Memory Multicomputers. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:123-132 [Conf]
  13. David A. Berson, Rajiv Gupta, Mary Lou Soffa
    Resource Spackling: A Framework for Integrating Register Allocation in Local and Global Schedulers. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:135-146 [Conf]
  14. Mantipragada Srinivas, Alexandru Nicolau, Vicki H. Allan
    An Approach to Combine Predicated/Speculative Execution for Programs with Unpredictable Branches. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:147-156 [Conf]
  15. Chris J. Newburn, Derek B. Noonburg, John Paul Shen
    A PDG-based Tool and its Use in Analyzing Program Control Dependences. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:157-168 [Conf]
  16. Tor E. Jeremiassen, Susan J. Eggers
    Static Analysis of Barrier Synchronization in Explicitly Parallel Programs. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:171-180 [Conf]
  17. Rajeev J. Surati, Andrew A. Berlin
    Exploiting the Parallelism Exposed by Partial Evaluation. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:181-192 [Conf]
  18. Mayez A. Al-Mouhamed, Lubomir Bic
    Effects of Loop Fusion and Statement Migration on the Speedup of Vector Multiprocessors. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:193-202 [Conf]
  19. Evan Tick
    Practical Static Mode Analyses of Concurrent Logic Languages. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:205-214 [Conf]
  20. Barton C. Massey, Evan Tick
    Demand-Driven Dataflow for Concurrent Committed-Choice Code. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:215-224 [Conf]
  21. Hiecheol Kim, Jean-Luc Gaudiot
    Exploitation of Fine-grain Parallelism in Logic Languages on Massively Parallel Architectures. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:225-234 [Conf]
  22. Olivier Maffeïs, Paul Le Guernic
    From SIGNAL to fine-grain parallel implementations. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:237-246 [Conf]
  23. Rainer Leupers, Wolfgang Schenk, Peter Marwedel
    Microcode Generation for Flexible Parallel Target Architectures. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:247-256 [Conf]
  24. Hidemoto Nakada, Takuya Araki, Hanpei Koike, Hidehiko Tanaka
    A Fleng Compiler for PIE64. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:257-266 [Conf]
  25. Panos Rondogiannis, William W. Wadge
    Compiling Higher-Order Functions for Tagged-Dataflow. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:269-278 [Conf]
  26. Shigeru Kusakabe, Eiichi Takahashi, Rin-ichiro Taniguchi, Makoto Amamiya
    Dataflow-Based Lenient Implementation of a Functional Language, Valid, on Conventional Multi-processors. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:279-288 [Conf]
  27. Péter Kacsuk
    Dataflow and Logicflow Models for Defining a Parallel Prolog Abstract Machine. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:289-298 [Conf]
  28. John Sargeant, Chris C. Kirkham, Steve Anderson
    Towards a Computational Model for UFO. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:299-308 [Conf]
  29. Vicki H. Allan, M. R. O'Neill
    Software pipelining: A Genetic Algorithm Approach. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:311-314 [Conf]
  30. Chandra R. Asthagiri, Jerry L. Potter
    Parallel Compilation on Associative Computers. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:315-318 [Conf]
  31. Andrea Capitanio, Nikil D. Dutt, Alexandru Nicolau
    Partitioning of Variables for Multiple-Register-File Architectures via Hypergraph Coloring. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:319-322 [Conf]
  32. Scott M. Denton, John Feo, Patrick Miller
    Realizing Parallel Reduction Operations in Sisal 1.2. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:323-326 [Conf]
  33. Benoît Dupont de Dinechin
    An Introduction to Simplex Scheduling. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:327-330 [Conf]
  34. James S. Mattson Jr., William G. Griswold
    Speculative Evaluation for Parallel Graph Reduction. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:331-334 [Conf]
  35. Avi Mendelson, Bilha Mendelson
    Toward a General-Purpose Multi-Stream System. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:335-338 [Conf]
  36. Cyril Meurillon, Ciaran O'Donnell
    Representing Control Flow Behaviour of Programs. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:339-342 [Conf]
  37. Ron Sass, Matt W. Mutka
    Transformations on Doubly Nested Loops. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:343-346 [Conf]
  38. David F. Snelling, Gregory K. Egan
    A Comparative Study of Data-Flow Architectures. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:347-350 [Conf]
  39. Andrew Sohn, Lingmian Kong, Mitsuhisa Sato
    Progress Report on Porting Sisal to the EM-4 Multiprocessor. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:351-354 [Conf]
  40. Jonas Vasell
    Static vs. Dynamic Strategies for Fine-Grain Dataflow Synchronization. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:355-358 [Conf]
  41. Jian Wang, Andreas Krall, M. Anton Ertl, Christine Eisenbeis
    Trace Software Pipelining: A Novel Technique for Parallelization of Loops with Branches. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:359-362 [Conf]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002