Search the dblp DataBase

Publications of Author

1. Dominique Borrione, Menouer Boubekeur, Emil Dumitrescu, Marc Renaudin, Jean-Baptiste Rigaud, Antoine Sirianni
   An Approach to the Introduction of Formal Validation in an Asynchronous Circuit Design Flow. [Citation Graph (0, 0)][DBLP]
   HICSS, 2003, pp:279- [Conf]
   
2. Dominique Borrione, Menouer Boubekeur, Laurent Mounier, Marc Renaudin, Antoine Sirianni
   Validation of asynchronous circuit specifications using IF/CADP. [Citation Graph (0, 0)][DBLP]
   VLSI-SOC, 2003, pp:86-91 [Conf]
   
3. Ka Lok Man, Andrea Fedeli, Michele Mercaldi, Menouer Boubekeur, Michel P. Schellekens
   SC2SCFL: Automated SystemC to SystemC^FL Translation. [Citation Graph (0, 0)][DBLP]
   SAMOS, 2007, pp:34-45 [Conf]
   
4. 
   Empirical evaluation of two main-stream RTSJ implementations. [Citation Graph (, )][DBLP]
   
   
5. 
   Modeling CHP descriptions in Labeled Transitions Systems for an efficient formal validation of asynchronous circuit specifications. [Citation Graph (, )][DBLP]
   
   
6. 
   Preface. [Citation Graph (, )][DBLP]